We describe race-free properties of a hardware description language called GEZEL. 
Motivation
Simply stated, the Kahn principle tells that under certain process semantics a determinate set of components can be composed into a determinate system [1] . There are several process semantics for which this principle is valid, as shown in Figure 1 . They include Kahn Process Networks, Input-Output Automata, FSMD, and others. Kahn Process Networks are well-known forms of dataflow-like networks. Input-Output Automata are a semantic model for concurrent, distributed discrete-event systems [2] . In this paper, we present an FSMD modeling language called GEZEL that satisfies the same Kahn principle.
We use GEZEL for hardware design. By creating components with determinate behavior, we are able to assemble them into a determinate system. The most obvious causes of non-determinism in hardware design are races. In traditional HDLs (VHDL, Verilog or SystemC), race conditions occur when a single global variable is concurrently assigned by different processes. The value stored in the global variable is indeterminate. This will show up as 'X' in a good simulator, but often the result is simply simulator dependent. Non-determinism by itself can be useful as a specification mechanism at higher abstraction level [3] . But in HDL-based design, non-determinism sneaks in as a side effect: a designer can create race conditions without being aware of it [4] . This poses a challenge to the implementation, verification and comprehension of the RTL code. Therefore, we feel that irrespective of the language of choice for RTL coding (SystemC, Verilog or VHDL), the desired model of computation for such coding should be networks of processes which satisfy the Kahn principle.
Hardware Modeling in GEZEL
The GEZEL language implements instances of an FSMD network. A small example of the GEZEL language, using two FSMD, is given in Listing 1.
One FSMD is called counter, and is an accumulating counter that can either increment, decrement or remain constant. The other FSMD is called updown, and controls the counter by observing the counter value and commanding it to increment or decrement. Each FSMD module consists of a datapath and a controller. A datapath is defined by means of a number of datapath instructions, which execute when selected by the controller. The complete model is synchronous and works under control of a single, unspecified clock. When the example in Listing 1 executes, the behavior for the first 7 clock cycles is as shown in Table 1 . A comparison of Listing 1 with SystemC, as well as a detailed description of the GEZEL language (GEZEL Language Reference Manual) are available online [5] . Given a description made by a designer in GEZEL, we can evaluate the four properties above and conclude wether the FSMD will be determinate. This test is implemented in the GEZEL tools to guide a designer in writing race-free code.
Related Work
Bluespec organizes state variables inside of modules and then employs a rule-based coding style for the behavior of the module. Concurrent execution of rules is allowed provided that the result is equivalent to sequential execution of single rules [6] . An alternate approach to create race-free hardware is to start from a higher-level formalism that guarantees determinism, and create a compiler to synthesize hardware. This has been shown for example for Esterel [7] .
Conclusions
We have presented a race-free hardware modeling language. This language creates networks of FSMDs. Building on the Kahn Principle and the semantics of Input-Output Automata, we have defined four rules that will help the designer in the modeling of determinate hardware using FSMD. GEZEL is developed with an open-source policy, and the webpage in [5] may be consulted to download a simulator for GEZEL designs, several cosimulators for GEZEL-based hardware-software codesign, and a GEZELto-VHDL code generator.
1. dp counter(in ud : ns(2); out a : ns(3)) { 2.
reg c : ns(7); 3.
sig nc : ns(7); 4.
reg u : ns(2); 5.
sfg io { u = ud; a = nc; } 6.
sfg up { c = nc; nc = c + 1; } 7.
sfg dn { c = nc; nc = c - 
